

78470PCW
Customer No. 01333

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Robert M. Guidash

IMPROVED LINEARITY AND
DYNAMIC RANGE FOR
COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR ACTIVE PIXEL
IMAGE SENSORS

Serial No. US 09/750,745

Filed 29 December 2000

Commissioner for Patents
Washington, D.C. 20231

Sir:

Group Art Unit: 2877

Examiner: Nguyen, Tu T.

I hereby certify that this correspondence is being deposited today with the United States Postal Service as first class mail in an envelope addressed to Commissioner for Patents, Washington, D.C. 20231.

Lois A. Massar

Date

DECLARATION UNDER 37 CFR 1.132

Robert M. Guidash declares that he is the inventor of the subject application; that he conceived his invention in this country on November 14, 1997 which is long prior to Aug. 16, 1999 (hereinafter the effective date); that he realized his work as being inventive on May 28, 1998; that he submitted an invention disclosure (enclosed herewith) on October 20, 1998; that it was approved by management on October 23, 1998; that to the best of his knowledge, Jim Leimbach, the Eastman Kodak Attorney (no longer employed with Eastman Kodak Company), diligently attempted to progress through his docket to start working on the subject invention; that, to the best of his knowledge, Jim Leimbach realized his docket prevented him from working on it in a desired time; that Jim Leimbach sent the subject application to an outside attorney, Fred Gibbs, on March 7, 2000; that there was numerous correspondence with Fred Gibbs on the subject patent application; that he responded diligently to the correspondence; that, to the best of his knowledge, Fred Gibbs worked substantially continuously on the subject patent application after he received it; and that he does not believe that his invention has been in public prior to his application; and that he has never abandoned the invention.

He further declares that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Respectfully Submitted,

Robert M. Guidash

INVENTION SUMMARY FOR IP COORDINATOR

SEND TO: IP Coordinator

Instructions: If drawings or other additional information are needed to describe the invention, or if prior art is being submitted, fill out this form, print it, attach copies and mail to your Intellectual Property (IP) Coordinator.

APR 21 2002
RECEIVED
THIS SECTION TO BE COMPLETED BY IP COORDINATOR*

THIS SECTION TO BE COMPLETED BY IP COORDINATOR*

Date Received: 10/22/98 Proceed to Patent: Yes No

Approved: David N. Nichols Approval Date: 10/23/98
IP Coordinator

PRE-FILING EVALUATION
(See IP Subcommittee Guidelines for more detailed rating criteria)

Internal Use (1 = low, 10 = high) 3

External Use (1 = low, 10 = high) 8

Detectability (.5 = nondetectable, 1.0 = easy to detect) 0.8

Docket No.: 78470

Docket Date: 9/25/98

Portfolio No. _____

Date Filed in USPTO: _____

*For record keeping, send copies of this form to inventor(s) & attorney.

Earliest date of invention: 11/14/97

Date when realized as patentable invention: 5/22/98

Inventors: R. MICHAEL GUIDASH

Documentation: (Notebook No./Page No., Other (e.g., Technical Reports, Memos, Make Sheets, etc.))
(1) PC files, MIKE\ACI\7V2DATA\checkin.xls
(2) Design files, model\layout\testm3\edit-hn
(3) Note book AAS962 pg. 48-50

Title of Invention: Improved Lureancy for CHES Aids

Summary of Invention: (See attached documentation)

-Reduces or minimizes ratio of voltage dependent capacitance to total sense node capacitance.
So node linear across voltage range.

(1) Minimize junction capacitance of floating diodes
(2) Add 1.5V independent capacitance to sense node
(3) Use common source configuration

INVENTION SUMMARY FOR IP COORDINATOR (Continued)

Advantages: Improved linearity
lower gain FDN

Limitations: None disclosed

Why this invention should be patented: Higher quality, low cost
Only Active Fixed Sensors

Has the invention been reduced to practice? Yes No Where, when?

Has the invention been disclosed to the public or offered for sale? Yes No
Where, when?

date 5/28/98

Att 5962

problem: Improved linearity for CCDs after Pixel Sensors

In CCDs active pixel sensors work on sub; a CCDs
increase, and scaled supply voltages, it is typical
that the capacitance used to convert signal
electrons to a voltage has a large voltage
current. This is due to the a) large ratio
of junction capacitance to interconnect and other
gate capacitance components, and b) the
change in the junction depletion region to
conduction

from full well swing to large compared to
the potential depletion region width.

In addition the charge to voltage conversion of
transistor gated pixels with an isolated charge sense
node (i.e. separation from photodiode), is very
high (is source physically), and you have
the saturation signal level.

There are always problems associated with
these pixels -

(1) Use a gamma source with the read out
electronics, in this case a source follows
(see FIG 1)


In this case the type of the gamma source
required can be made with a large

AA 5962

Date 5/22/48

problem:

So that the sense node junction capacitance is a smaller component of the total capacitance to improve linearity, and the total capacitance is larger to provide larger charge capacity on the sense node.



(FIG. 1)

Note the same scheme in Fig. 1 can be used with a standard Photo diode detector (i.e. no T6). The bias can be made (selected) larger by designing the Compton-source gain to provide the desired Miller effect on the Gd and Gz channel of the in-pixel input transistor.

$$C_{in} = (1 - A_v) C_{out}$$

(2) Use poly-poly or other electro-electrolytic capacitor connected to the same node. This capacitor has a very low V_{th} coefficient and improves linearity and charge capacity.

The foregoing disclosed to me on Aug 23 1978

David H. Sackitt
Witness

Witness:

RE ARCH LABORATORY

EASTMAN KODAK COMPANY

Notebook No.

5/28/98


AA 5962

bлем:

Taywood linearly

for the same reasons stated in approach #1.

See FIG. 2)



* or poly-metal capacitor, or gate substrate capac.
or metal-metal etc